In this paper, a fully logic compatible via diode is developed for high-density resistive random access memory (RRAM) array applications. This novel via diode is realized by advanced 28nm CMOS technology with Cu damascene via. The device is stacked between a top Cu via and a bottom Cu metal with a composite layer of TaN/TaON based dielectric film. An asymmetric current-voltage characteristic in this MIM structure provides a forward/reverse current ratio up to 10 6 . In a cross-point RRAM array, the suppression of sneak current path by incorporating this via diode enables array size to be greatly expended. Via diode provides an excellent solution for high-density embedded nonvolatile memory applications in the nano-scale CMOS technology.
I. INTRODUCTION
The growing demand of high-density nonvolatile memory (NVM) has driven researchers into developing the various 3D memory arrays [1] - [3] . Random resistive access memory (RRAM) being one of the potential candidates for the next generation storage-class memory also attracts intensive development efforts. The 2D resistive memory arrays are investigated widely with the resistive switching element in combination with CMOS transistor or BJT with 4F 2 (where F is the minimum feature size) cell achievable [4] - [6] . Grapheme-based RRAMs [7] - [9] , one of the growing trends in RRAM development, can highly reduce the reset current and power consumption. In our previous report, a compact via RRAM cell which is formed between a Cu via and a Cu metal line in the CMOS backend process is reported [3] . The 3D stackable cell can further increase memory density in the 3D cross-point array. Nevertheless, the sneak current in a RRAM array must be addressed in order to realize a high-density resistive memory array [10] . Both complementary resistive switches (CRS) and 1D1R RRAM cells have been proposed for the realization of the 3D cross-point array [11] - [13] . CRS is composed of two bipolar RRAM cells antiserially connected [11] - [12] . Due to its destructive read operation, a CRS array suffers from endurance degradation and increased control circuit complexity. To realize competitive and stackable 1D1R cell, an oxide diode formed by hetero-structural p-CuOx/n-InZnO was proposed. This cell requires the process integration difficulty and a large cell area (0.5µm × 0.5µm) to provide sufficient driving current for RESET operation [10] . Metalinsulator-metal (MIM) selectors were proposed and reported to eliminate the sneak current effect [14] - [16] . The VO 2 -based selector with metal-insulator transition (MIT) property shows large on-current density up to 1mA/cm 2 with insufficient on/off ratio (∼50) [14] . NiO/ZnO-based heterostructure diode demonstrates high on/off current ratio and current drivability, but with poor compatibility toward the CMOS process [15] . TiO 2 -based selector shows good on/off current ratio up to 10 4 , with a limited on-current density, < 10 −4 mA/cm 2 [16] .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 149 In this work, a logic compatible via diode is proposed with cost-effective cell area (45nm × 45nm), which consists of TaN/TaON-based dielectric film by the Cu damascene backend process. A highly forward to reverse current ratio (∼10 6 ) is demonstrated with superior endurance performance (cycles∼100k), excellent on-current density (>10mA/cm 2 ) and low leakage current (<1nA). Furthermore, the 1D1R cell is projected to achieve megabit cross-point arrays.
II. ARRAY AND CELL OPERATION
The cross-sectional SEM image in Fig. 1(a) shows a part of a 8 × 8 × 3 multi-layer 3D via array. An oxide diode with the full compatibility of CMOS Cu damascene backend process is first time demonstrated. In comparison with other access devices needed particular dielectric film materials [14] - [15] or special electrode formation [16] - [17] , via diode is fully logic process compatible. In addition, via diode can be stacked vertically on top of Via RRAM [3] , as a 1D1R memory cell structure. The 1D1R cross-point array schematic with upper metal layers as word-lines (WL) and lower metal layers as bit-lines (BL) in the orthogonal direction is illustrated in the schematic shown in Fig. 1(b) . The novel via diode is formed by having a composite layer of Ta/TaN/TaON dielectric film sandwiched between the Via and metal line, as depicted in Fig. 1(c) . The highly nonlinear and asymmetric current-voltage (I-V) curve of 1D1R is shown in Fig. 2 , with large current under forward bias and low leakage current under reverse state. The right inset of Fig. 2 indicates the forward bias was applied on via diode and the current was flowing from via diode to via RRAM. The current-rectifying property demonstrates a wide temperature tolerance from 25 • C to 100 • C, where 1D1R exhibits a high rectification ratio above 10 4 at 100 • C. The left inset in Fig. 2 indicates the voltage-dependent barrier height decreases from 0.35eV to 0.01eV with increasing V D (the voltage applied on the via diode). The barrier height between TaON and Cu electrode is found to be 0.1eV. The log I-V curve in Fig. 2 tails off after 0.76V as a result of the parasitic series resistance. The barrier height is relatively small compared with that of Ni/TiO 2 (0.58eV) [16] and Ti/TiO 2 (0.13eV) [17] interfaces, resulting in a large drive current even for a small cross-sectional area of 45nm × 45nm. The I-V curves of multiple via diodes summarized in Fig. 3 , reveals fairly uniform current-rectifying property from device to device. The current-rectifying property of a Cu/TaON/Ta/TaN/Cu barrier is obtained after proper forming process. Studies [18] - [19] suggested that the Schottky barrier 150 VOLUME 2, NO. 6, NOVEMBER 2014 was modulated by oxygen vacancies (Vo 2+ ) in the interface between TaON and Ta/TaN, as illustrated in the insets of Fig. 3 , resulting in an asymmetric I-V characteristics.
To be implemented in a cross-point array, current driving capability, endurance, and leakage current, should be investigated and evaluated extensively. Fig. 4 shows that via diode passed a 100k-cycle endurance test under a series of RRAM SET / RESET operations.
The on-current driving capability and off current in Fig. 4 are evaluated by multiple via diodes, where each data point is normalized to the initial current level. The data in Fig. 4 suggests that this backend diode is very competitive as a result of slight variation in both on and off states, and compatibility to advance CMOS technologies.
In Fig. 5 , the asymmetric I-V curves of multiple 1D1R cells at two distinct resistance states are compared. Under a read voltage, V Read = 1.5V, where the read current at low-resistance state (LRS) is about 4,000 times that at high-resistance state (HRS). This data also indicates that the RESET current required is about 130µA, which is much lower than that drive current provided by via diode. The power consumption of 1D1R cells in SET/RESET operations is about 55µW and 550µW respectively, due to the low RESET current and small SET compliance. Unselected cells experience −1.5V reverse bias in a 1D1R cross-point array. As indicated in the I-V data, the rectification by via diode can efficiently suppress the sneak current through unselected cells, which can compromise read current window. Fig. 6 illustrates array sizes versus the read current difference between HRS and LRS while considering the sneak current effect. The maximum array size is evaluated by maintaining the read current difference no less than 10% of that of a single cell [20] - [21] . The read current of a cell at HRS grows rapidly in lager array sizes due to the effect of sneak current from unselected cells. However, the sneak current problem is suppressed more efficiently by incorporating the new via diode. This allows for nearly 1000X larger 3D cross-point arrays to be realized than (1S1R) arrays [16] . Referred to other cross-bar array with 1D1R cell reported by [15] , the read current ratio vs. array size is projected in Fig. 6 . Limit by its low on/off ratio, the read current difference decreases quickly as the array size increases.
III. CONCLUSION
The proposed novel via diode by the fully CMOS compatible process was successfully demonstrated to not only provide an excellent stability and sufficient current driving capability, but also lower the leakage current to enhance the memory array density. This unique access device with superior endurance and highly non-linear I-V curve was a promising solution for high-density embedded NVM applications in advanced CMOS technologies. 
